

Atty. Docket No. 005802.P018X

UNITED STATES PATENT APPLICATION

FOR

**SIDEWALLS  
AS  
SEMICONDUCTOR ETCH STOP AND DIFFUSION BARRIER**

INVENTOR:

Richard A. Metzler

PREPARED BY:

BLAKELY, SOKOLOFF, TAYLOR & ZAFMAN  
12400 Wilshire Boulevard  
Seventh Floor  
Los Angeles, California 90025  
(714) 557-3800

3/16/91  
P018X

005802.P018X

**SIDEWALLS  
AS  
SEMICONDUCTOR ETCH STOP AND DIFFUSION BARRIER**

005802.P018X  
005802.P018X  
005802.P018X

5                    CROSS REFERENCE TO RELATED APPLICATIONS

This application is a continuation-in-part of U.S. Patent Application No. 09/712,449 entitled "VERTICAL JUNCTION FIELD EFFECT SEMICONDUCTOR DIODES" filed by Richard A. Metzler on November 13, 2000.

10                   Furthermore, this application is related to U.S. Patent Application No. 09/689,074 entitled "METHOD AND APPARATUS FOR PATTERNING FINE DIMENSIONS" filed by Richard A. Metzler on October 12, 2000 and U.S. Patent Application No. 09/502,026  
15                   entitled "METHOD AND APPARATUS FOR CYLINDRICAL SEMICONDUCTOR DIODES" filed by Richard A. Metzler on February 10, 2000.

BACKGROUND OF THE INVENTION

1.    Field of the Invention

20                   The invention generally relates to semiconductor devices and fabrication of the same.

2.    Background Information

25                   It is desirable to form smaller geometries or dimensions for semiconductor devices for a number of reasons including to decrease manufacturing costs. A smaller semiconductor device uses less area on a wafer so that additional devices can be formed in the same area of a wafer. More dense features allows for more dense devices, such as increased channel width in MOSFETs which leads to lower on resistance. Additionally, by providing finer geometry devices, die size

2104913  
10  
15  
20

can be reduced in order to reduce manufacturing costs of devices.

Semiconductor devices of various kinds are well known in the prior art. One semiconductor device that is well known  
5 is a semiconductor diode. Semiconductor diodes are widely used in electronic circuits for various purposes. The primary purpose of such semiconductor diodes is to provide conduction of current in a forward direction in response to a forward voltage bias, and to block conduction of current in  
10 the reverse direction in response to a reverse voltage bias. This rectifying function is widely used in such circuits as power supplies of various kinds as well as in many other electronic circuits.

In manufacturing semiconductor devices, the fabrication  
15 process typically includes etching and diffusion. Etching is a process where material is removed from a substrate, a layer or thin film that was placed on a substrate. Diffusion is a process where a dopant is introduced into a material and diffuses therein as a gradient of the dopant. In either  
20 case, a pattern is typically used to selectively etch or diffuse a dopant in areas of a semiconductor wafer for manufacturing semiconductor devices.

Etching can be accomplished by a wet etch process or a dry etch process. A wet etch process typically involves  
25 removing exposed material in a wet acid bath. A dry etch process avoids the use of a wet acid bath and typically uses a chemical introduced by a gas under pressure or into a chamber with lower than atmospheric pressure with ions excited by an excitation energy. An etch process which  
30 etches a material in all directions at the same rate is said

to be isotropic. An etch process which has a horizontal etch rate that differs from a vertical etch rate for a material is not isotropic but is said to be anisotropic. A lateral etch ratio  $L_r$  is defined as the ratio of the etch rate in the

5 horizontal direction to the etch rate in the vertical direction for a give material.  $L_r = (\text{Horizontal Etch Rate of Material} / \text{Vertical Etch Rate of Material})$ . The degree of anisotropy  $A = (1 - L_r)$ .

Diffusion can be accomplished by supplying a dopant to  
10 the semiconductor material and heating the dopant and the semiconductor material together to diffuse the dopant into the silicon. Supplying the dopant to the semiconductor material can be accomplished by implanting the dopant by ion implantation methods. To complete the diffusion step, the  
15 semiconductor material is heated with the implanted dopant to diffuse the dopant into the semiconductor material.

005802.P018X

In order to form a pattern of diffusion or to etch a pattern of material, a mask or photoresist material is typically used to protect material that is not to be etched  
20 or is not to have a dopant diffused therein and expose material that is to be etched or is to have a dopant diffused therein. Other known methods can be used to protect material as well as expose material to form a pattern for etching and diffusing.

## BRIEF SUMMARY OF THE INVENTION

The invention includes methods and apparatus as described in the claims found below.

11th 12th 13th 14th 15th 16th 17th 18th 19th 20th 21st 22nd 23rd 24th 25th 26th 27th 28th 29th 30th 31st  
 March April May June July August September October November December  
 1st 2nd 3rd 4th 5th 6th 7th 8th 9th 10th 11th 12th 13th 14th 15th 16th 17th 18th 19th 20th 21st 22nd 23rd 24th 25th 26th 27th 28th 29th 30th 31st  
 January February March April May June July August September October November December

BRIEF DESCRIPTION OF THE FIGURES

Figure 1A illustrates a semiconductor wafer with a repetitive pattern.

5        Figure 1B illustrates the semiconductor wafer inserted into a chamber, oven, or other container for etching or diffusion processing to manufacture a semiconductor device.

Figure 1C is a schematic diagram of a semiconductor device which may be manufactured on the semiconductor wafer.

10       Figure 1D is a schematic diagram of a semiconductor device which may be manufactured on the semiconductor wafer.

Figure 1E is a schematic diagram of a semiconductor device which may be manufactured on the semiconductor wafer.

15       Figure 1F is a schematic diagram of a semiconductor device which may be manufactured on the semiconductor wafer.

Figures 2A-2F are cross-sectional views illustrating the steps in one embodiment for forming fine geometric dimensions of a repetitive pattern.

20       Figures 3A-3F are cross-sectional views illustrating steps in an exemplary process for fabricating a diode connected vertical junction field effect device.

Figures 4A-4I are cross-sectional views illustrating steps in another exemplary process for fabricating the diode connected vertical junction field effect device.

25       Figures 5 is a magnified cross-sectional view illustrating four vertical JFED diode structures.

Figures 6A-6C are top views of alternate structures for the vertical JFED diode.

Figures 7A-7B illustrate schematic equivalent circuits for a two dimensional model of an N-channel vertical JFED diode.

Figure 7C illustrates the schematic equivalent circuit for a three dimensional model of the N-channel vertical JFED diode.

Figures 8A-8B illustrate schematic equivalent circuits for a two dimensional model of an P-channel vertical JFED diode.

Figure 8C illustrates the schematic equivalent circuit for a three dimensional model of the P-channel vertical JFED diode.

Figure 9 illustrates active diode areas on a wafer employing a plurality of vertical JFED diodes.

Figure 10 is a schematic diagram of the electrical equivalent of one active diode area.

Figures 11A-11B, 12A-12B, and 13A-13B are top views and cross-section side views illustrating yet another embodiment for forming fine geometric dimensions of a repetitive pattern using sidewalls.

Figures 14-16 are top views of alternate embodiments of geometric shapes having the fine geometric dimensions of a repetitive pattern formed using sidewalls.

Like reference numbers and designations in the drawings indicate like elements providing similar functionality.

DETAILED DESCRIPTION OF THE INVENTION

Methods and apparatus of forming a semiconductor device using pedestals and sidewalls are disclosed. The pedestals and sidewalls may provide an etch stop and/or a diffusion barrier during manufacture of a semiconductor device.

Processes of forming diode connected vertical cylindrical field effect devices are disclosed to exemplify the use of the pedestals and/or sidewalls. Systems for forming the pedestals and sidewalls onto a wafer are disclosed.

Referring now to Figure 1A, a semiconductor wafer 100 having a repetitive geometric pattern is illustrated. An exploded view of a portion 101 of the wafer 100 is illustrated as well. The wafer 100 includes a plurality of device areas 102. Each of the device areas 102 includes a repetitive geometric pattern 108 which is patterned in accordance with the invention using semiconductor manufacturing processes and techniques. Scribe channels are defined between device areas 102 in order to separate them after completion of processing the wafer 100. It is understood that there are many device areas 102 on the wafer 100, with only four being shown in Figure 1A. Each individual device area 102 may contain thousands or more or less of the repetitive geometric pattern 108.

Referring now to Figure 1B, the semiconductor wafer 100 during manufacturing may be placed into a chamber, oven, or other container 110 for diffusion or etch processing. The diffusion or etch processing may occur over a pattern. The diffusion or etch processing may be accomplished in the chamber, oven, or other container 110 by using a gas 112, ion implantation 114, a wet chemical 116, a plasma, or other



method of delivering a chemical or ion or a combination thereof.

Referring now to Figures 1C-1F, the invention can be utilized in manufacturing a number of types of devices including semiconductor devices illustrated herein. Figure 1C illustrates a schematic symbol for a diode having an anode (a) and a cathode (c). Figure 1D illustrates a schematic symbol for a junction field effect transistor (JFET) having a gate (g), source (s), and drain (d). Figure 1E illustrates a schematic symbol for a bipolar-junction transistor (BJT) having a base (b), a collector (c), and an emitter (e). Figure 1F illustrates a schematic symbol for an insulated gate field effect transistor (IGFET) having a gate (g), a source (s), and a drain (d). The invention can be utilized to manufacture these and other devices during etching and diffusion of dopants. The invention is particularly well suited to the manufacture of power metal oxide semiconductor field effect transistors (MOSFETs) when used in a repetitive pattern.

Referring now to Figures 2A through 2I, the steps to forming fine geometries using larger mask dimensions is illustrated. In the embodiment depicted in Figures 2A-2F, material1 and material2 are etched independently. In the case of semiconductor processing for example, material1 and material2 can be polysilicon and oxide or oxide and polysilicon respectively in alternate embodiments. In the first steps of the invention, a repetitive pattern of "pedestals" of material1 are formed on the surface of a substrate or a support material. The pedestals as will be further illustrated can be of any shape including circles,

squares, rectangles, bars, etc. The repetitive pattern of pedestals has a cross-section dimension or width and a spacing there between to form a pitch of the repetitive pattern. Either of the width and spacing dimensions can be  
5 modified to alter the dimensions of the fine geometries of the end result.

In Figure 2A, material 200 is deposited or grown onto a support member 201. The support member 201 may be a substrate or a backing which facilitates supporting the fine  
10 geometries. If the support member 201 is a substrate, it is etched independently of material 1 and material 2. A photoresist 204 is deposited on top of the material 1 layer 200. A mask 206 having a desired pattern is used to generate a first geometric shape. The dimensions of the repetitive  
15 pattern of the desired geometric shape is larger than the desired end result. The end resultant fine geometries of the repetitive pattern has a smaller pitch than ordinarily obtained from the pitch of the mask dimensions.

The mask 206 has a pattern 208 therein which blocks  
20 light or other electromagnetic radiation from propagating through areas of the mask 206. Openings 207 in the pattern of the mask 206 exposes the photoresist material 204 to the electromagnetic radiation. After the photoresist 204 is exposed to the electromagnetic radiation, those areas can be  
25 then etched away leaving the pattern photoresist 204' on the material 1 layer 200 as illustrated in Figure 2B. The pattern of photoresist 204' has openings 209 exposing the material 1 layer 200.

The material 1 layer 200 which is exposed at openings 209  
30 can be etched away to the support material 201. Preferably

the exposed portions of the material1 layer 200 are etched away by plasma etching so that pedestals 200' will have substantially straight (vertical) sidewalls, as opposed to somewhat tapered sidewalls typically provided by wet etching.

5 After etching, the pattern of photoresist 204' is then removed from the surfaces to generate the patterned pedestals 200' formed from the material1 layer 200 as illustrated in Figure 2C.

The repetitive pattern of the pedestals 200' formed out  
10 of the layer of material1 establishes the initial pitch (IP). The initial pitch is formed of an initial space (IS) 209' between the pedestals 200' and an initial width (IW) of the pedestals 200'. The initial pitch is the sum of dimension of the initial space IS and the initial width IW.  $IP = IS + IW$ .

15 In one embodiment, the initial width is 0.3 microns (um) and the initial space is 0.5 um forming an initial pitch of 0.8 um. In another embodiment, the initial width is 0.75 um and the initial space is 1.25 um forming an initial pitch of 2 um. By varying these initial dimensions in the pedestals,  
20 other resultant dimensions in fine geometries can be obtained. The repetitive pattern of pedestals 200' becomes a construction element for the next step of the process.

After the pattern of pedestals 200' is formed, a layer  
25 of material2 210 is uniformly deposited onto the exposed horizontal and vertical surfaces of the first geometric pattern 200' as illustrated in Figure 2D. Such a deposition can be done by Chemical Vapor Deposition (CVD) techniques commonly used in semiconductor processing. The layer of material2 210 surrounds the pattern 200' and is also  
30 deposited there between in the spaces 209'.

After depositing the material2 layer 210, a selective etch can be used to etch away its horizontal portions to the top of the pattern 200' and in the spaces 209' down to the supporting material 201. The selective etch only etches  
5 vertically the exposed horizontal portions of the material2 layer 210. A Reactive Ion Etch (RIE) utilized in semiconductor manufacturing processes is used to perform the selective etching or vertical etching of horizontal surfaces. This results in leaving patterned sidewalls 210' of material2  
10 intact surrounding the patterned pedestals 200' of material1 as illustrated by the cross sections 210A' and 210B' in Figure 2E. Each of the cross sections 210A' and 210B' have a width (W2) and a space 212 between them.

Referring now to Figure 2F, after forming the sidewalls  
15 210', another etch is used to etch away the patterned pedestals 200' of material1. This results in the sidewalls 210' having spaces 214 between their cross sections 210A' and 210B' as well as spaces 212. This etching step may be a "wet" etch as is used in the semiconductor manufacturing  
20 processes. If the material1 of the patterned pedestals 200' is a silicon oxide, the etching step can be a Buffered Oxide Etch (BOE), essentially a bath of diluted hydrofluoric acid and ammonium fluoride. Appropriately selected dry etches may also be used. If the pattern sidewalls 210' have the desired  
25 width W2 and spacing 212 and 214 there-between, no further division of the initial pitch is required at this point. In one embodiment the width W2 is 0.25  $\mu\text{m}$  while in another embodiment the width W2 is 0.1  $\mu\text{m}$ . With the desired feature size of the patterned sidewalls 210' achieved, the substrate  
30 or support surface 201 can be processed.

The fine pattern of patterned sidewalls 210' can be utilized as an etch stop or mask for other etching steps of the substrate or support surface 201 or other material layers during semiconductor processing. In this case, sidewalls

5 protect the material layers under the sidewalls from being etched during the etching of the material around the plurality of sidewalls. Alternatively, the fine pattern of patterned sidewalls 210' can be utilized as a diffusion barrier to further diffusion steps of the substrate or

10 support surface 201 or other material layers during semiconductor processing. In this case, the sidewalls protect the material under the sidewalls from receiving the dopant when further diffusion steps of a dopant occurs around the sidewalls. Furthermore, the fine pattern of patterned

15 sidewalls 210' can be utilized as both an etch stop and a diffusion barrier in further processing steps. That is, the pattern of sidewalls 210' can act as a mask layer including an etch mask for further etch processing or a diffusion mask for further diffusion of dopants into other materials.

20 Alternatively, the pattern of sidewalls 210' are a starting pillar for structure to be formed using semiconductor processing steps.

The invention will now be illustrated using a semiconductor diode device formed out of a semiconductor

25 transistor device with a diode connection. A semiconductor diode is formed out of a vertical and cylindrical shaped junction field effect transistor (JFET) having a diode connected configuration. A vertical and cylindrical shaped junction field effect transistor (JFET) having a diode

30 connected configuration is referred to herein as a diode

configured vertical junction field effect device (JFED). The diode configured vertical JFED provides a higher channel density and can be formed using a simpler manufacturing process. The higher channel density allows a semiconductor diode to be formed in an area of silicon approximately one third of that of prior semiconductor diodes having similar performance. The higher channel density provides a considerable cost and performance advantage.

A process for fabricating embodiments of the diode configured vertical junction field effect device (JFED) are presented herein in relation to the cross-sectional views of Figures 3A-3F and Figures 4A-4I. The process forms the diode configured vertical junction field effect device (JFED). The diode configured vertical junction field effect device (JFED) can be essentially thought of as a cylindrical and vertical junction field effect transistor being diode connected with common gate and drain connections. The diode configured vertical junction field effect device may also be referred to as a vertical JFED diode. However, a diode configured vertical junction field effect device (JFED) is not a traditional junction field effect transistor (JFET) because it operates differently and is formed by a different process.

Referring now to Figures 3A-3F, cross-sectional views of steps to an exemplary process for fabricating a diode connected vertical junction field effect device are illustrated. The diode connected or diode configured vertical JFED is formed using cylindrical pedestals. Figures 3A-3F show only a portion of a wafer. It being understood that similar processing is performed across larger portions

or an entire semiconductor wafer forming more diode configured vertical JFEDs than illustrated.

Figure 3A shows a starting substrate 300 of a wafer. The substrate 300 can be silicon, gallium-arsenide (GaAs), germanium, silicon-carbide (SiC), or other known semiconductor substrate. In one embodiment, the substrate 300 is a silicon substrate having a silicon epitaxial layer therein. The silicon epitaxial layer is provided in order to form an increased reverse bias breakdown voltage for diode devices. In one embodiment, the silicon epitaxial layer has a resistivity of approximately 1.1 ohm-cm and a thickness of approximately 3um in order to achieve a reverse bias breakdown voltage of about forty-five volts. Epitaxial wafers having the silicon epitaxial layer can be purchased as starting material, or formed as part of the processing of the diode using well known standard epitaxial growth techniques.

In the case of an N-type silicon substrate, the lower or backside surface of the substrate 300 forms the cathode while a portion of the top surface of the substrate 300 is formed to be the anode. In the case of a P-type silicon substrate, the diode terminals are reversed and the lower or backside surface of the substrate 300 forms the anode while a portion of the top surface of the substrate 300 is formed to be the anode.

A thin oxide 302 is grown on the surface of the substrate 300 in order to randomize sheet implants which are to follow. The thin oxide 302 is typically one hundred fifty Angstroms (150Å) in thickness. Both of the sheet implants that follow require no masking by a mask but rather are ions that are implanted over the entire wafer.

The first sheet implant is to provide a good ohmic contact for the Anode region of the vertical JFED diode. The first sheet implant is an Arsenic implant at about  $3 \times 10^{15}$  atoms per  $\text{cm}^2$  with an energy of 25 KeV. The second sheet  
5 implant is a Phosphorous implant at about  $2.0 \times 10^{13}$  atoms per  $\text{cm}^2$  implanted with an energy of 85 KeV. The second sheet implant sets the "threshold" or pinch off voltage of the vertical JFED diode similar to that of a JFET.

Referring now to Figure 3B, completion of a first  
10 masking step is illustrated. Prior to the first masking step and etching, a layer of polysilicon is applied on top of the thin oxide 302 across the wafer. The polysilicon layer is then patterned using a mask and areas are etched away to form cylindrical shaped construction pedestals 304 on top of the  
15 thin oxide 302. The cylindrical shaped construction pedestals 304 are approximately 0.1 microns ( $\mu\text{m}$ ) high in one embodiment. The shape of the pedestals 304 can be any cylindrical shape, including but not limited to, circular, hexagonal, square, rectangular, as well as other solid shapes  
20 such as serpentine, etc. For ease of description herein, the cylindrical shape will be presumptively rectangular forming rectangular cylindrical pedestals or bars formed out of the polysilicon layer.

Figure 3B illustrates a cross-section of four of a  
25 plurality of rectangular cylindrical pedestals 304 that are formed across the silicon wafer. The dimensions of the rectangular cylindrical construction pedestals 304 in one embodiment are approximately 0.15 microns in width, approximately 0.1 microns in height, with a pitch of  
30 approximately 0.4 microns. It is understood that these



dimensions can be altered in coordination with any adjustment in the implantation levels in order to provide similar device physics for a diode configured vertical JFED. Region 310 of silicon wafer is exploded into Figure 3C in order to further  
5 detail the processing around each of the plurality of pedestals 304.

The pattern of pedestals 304 can be utilized as an etch stop for other etching steps of the oxide layer 302, the substrate 300, other material layers, or a combination  
10 thereof during semiconductor processing. Alternatively, the pattern of pedestals 304 can be utilized as a diffusion barrier to further diffusion steps of the substrate 300, other material layers, or a combination thereof during semiconductor processing.

Referring now to Figure 3C, an exploded view of region 310 of Figure 3B is illustrated. The rectangular cylindrical construction pedestal 304 is formed on the surface of the thin oxide 302 on the substrate 300. Figures 3D-3F  
15 illustrate the further processing of the diode configured vertical JFED with respect to the rectangular cylindrical construction pedestal 304 of Figure 3C. It is understood that similar processing occurs around each of the plurality of cylindrical construction pedestals 304.  
20

Referring now to Figure 3D, the thin oxide 302 around the pedestal 304 and a portion of the pedestal 304 and the substrate 300 have been etched away forming silicon trenches 308 and substrate pedestals 309. In this case, the pattern of pedestals 304 was utilized as an etch stop for etching  
25 both the oxide layer 302 and the substrate 300. The silicon trenches 308 are around the cylindrical construction  
30

pedestals 304, the substrate pedestals 309, and oxide disks 302'. The oxide disks 302' are cylindrical disk shaped portions of oxide material of the thin oxide 302 which is sandwiched between the cylindrical construction pedestals 304 and the substrate pedestals 309. The substrate pedestals 309 are cylindrically shaped similar to the construction pedestals 304 but are formed out of the substrate material 300 as opposed to polysilicon material. The cylindrical substrate pedestals 309 have a cylindrical top and a cylindrical side or sides depending upon their cylindrical shape. This etch step is a Reactive Ion Etch (RIE) commonly used in silicon processing to form trench metal-oxide-semiconductor (MOS) transistors and capacitors. The depth of the etch into the substrate 300, which is not critical, is approximately 0.1 microns in one embodiment. The depth of the etch into the substrate 300 forming the depth of the silicon trenches 308, preferably corresponds to the depth of the selected energy of the Phosphorous sheet implant step previously described. The depth of the etch provides adequate threshold or pinch off control of the diode configured vertical JFED.

Referring now to Figure 3E to illustrate the next step in the process, a boron implantation 310 is performed at the base of the substrate pedestals 309 which penetrates into the silicon substrate 300. In this case, the pattern of pedestals 304 is utilized as a diffusion barrier to keep the oxide disks 302' and the substrate pedestals 309 from receiving dopant ions during diffusion. The boron implant diffuses laterally under the substrate pedestals 309, due to scattering and rapid thermal processing (RTP) for activation,

and forms a diffusion ring around a center line of the pedestals 304 and 309 referred to as a gate 312. The diffusion ring of the gate 312 has a hollow cylindrical shape which encloses a vertical channel portion 318 of the substrate 300. The vertical channel portion of the substrate 300 is cylindrically shaped around the center line of the pedestals 309 and may also be referred to as a cylindrical substrate channel. This boron implant 310 (i) provides adequate surface concentration to assure an ohmic contact to metalization; (ii) provides a P-Type surface concentration to support a breakdown voltage depletion region; and (iii) laterally diffuses to provide a JFET equivalent gate to pinch off the current flow in the vertical channel between the Anode (Top silicon surface of the pedestal formed in Fig. 3.) and the Cathode (Silicon wafer backside) during operation of each diode configured vertical JFED.

Referring now to Figure 3F, the final steps in the process of forming the diode configured vertical JFED 320 are illustrated where the remaining portions of the pedestals 304 and the disk shaped portions of the thin oxide 302 are removed and a metalization layer 314 added. An oxide etch is used to remove the oxide forming the oxide disks 302' and undercut the pedestals 304 in order to float or lift off any of their residual polysilicon material prior to metalization. A conductive layer 314, preferably a metal, is then deposited across the wafer making contact to the exposed top surfaces of the substrate 300. The conductor 314 makes contact to the diffusion ring of the P-type gate 312 and a cylindrical top surface 316 and a cylindrical side surface or surfaces of the substrate pedestals 309. The cylindrical top surface 316 and

cylindrical side surfaces of the substrate pedestals 309, but for the P-type diffusion ring of the gate, function similar to a drain or source region of a JFET. The bottom surface of the substrate 300 functions similar to a source or drain

5 region respectively of a JFET. Note that the definition of source and drain swaps based on voltage biasing across the diode terminals. The conductor 314 contacting the diffusion ring of the gate 312 and the top surface 316 and the side surfaces of the substrate pedestals 309 provides a connection

10 there-between to provide the diode configuration of the diode configured vertical JFED. In the case of the substrate 300

being an N-type of silicon and the gate 312 being P-type diffusion, the top surface 316 contact forms the anode of the diode. Alternatively if the substrate 300 is P-type silicon

15 and the gate 312 being N-type diffusion, the top surface contact 316 forms the cathode. In the diode configured vertical JFED, there is little current flow from the side

surfaces of the substrate pedestals 309 so that this contact area is largely non-functional. A majority of the current

20 flow is through the top surface 316 of the substrate pedestals 309 when forward biased. From the top surface 316, the current flows through the center vertical cylindrical

channel 318 of each diode configured vertical JFED 320 in a bottom portion and towards a bottom surface 319 of the

substrate 300. A metal layer may optionally be applied to the bottom surface 319 of the substrate 300 or the bottom

25 surface 319 may otherwise make contact to a conductive surface for forming a connection of the diode through which current may flow. The diode configured vertical JFEDs 320

can also be formed in a tub of silicon (equivalent to substrate 300) within an integrated circuit substrate and a

30

top side surface contact can be made to the tub so that the current in the bottom portion of the tub is drawn from the bottom of the channel to the top side surface contacts.

Forming the vertical JFEDs in this manner allows integration with other circuitry into an integrated circuit device.

While the pattern of pedestals 304 has been described as first being utilized as an etch stop and then utilized as a diffusion barrier, the order may be reversed in other semiconductor processes such that the pedestals 304 are first utilized as a diffusion barrier and then utilized as an etch stop.

Referring now to Figures 4A-4I, cross-sectional views of steps to another exemplary process for fabricating the diode connected vertical junction field effect device of are illustrated. The steps of forming the diode configured vertical JFED 320 illustrated in Figures 4A-4I is similar to that of the steps illustrated in Figures 3A-3F but that pedestals (previously referred to as sidewalls) are formed by using the steps described and illustrated with respect to Figures 2A-2F.

Figures 4A-4I show only a portion of a wafer. It being understood that similar processing may be performed across larger portions or an entire semiconductor wafer forming more diode configured vertical JFEDs than illustrated.

Figure 4A shows a starting substrate 300 of a wafer. The substrate 300 can be silicon, gallium-arsenide (GaAs), germanium, silicon-carbide (SiC), or other known semiconductor substrate. In one embodiment, the substrate 300 is a silicon substrate having a silicon epitaxial layer therein. The silicon epitaxial layer is provided in order to

form an increased reverse bias breakdown voltage for diode devices. In one embodiment, the silicon epitaxial layer has a resistivity of approximately 1.1 ohm-cm and a thickness of approximately 3um in order to achieve a reverse bias  
5 breakdown voltage of about forty-five volts. Epitaxial wafers having the silicon epitaxial layer can be purchased as starting material, or formed as part of the processing of the diode using well known standard epitaxial growth techniques.

In the case of an N-type silicon substrate, the lower or  
10 backside surface of the substrate 300 forms the cathode while a portion of the top surface of the substrate 300 is formed to be the anode. In the case of a P-type silicon substrate, the diode terminals are reversed and the lower or backside surface of the substrate 300 forms the anode while a portion  
15 of the top surface of the substrate 300 is formed to be the anode.

Referring now to Figure 4B, a thin oxide 302 is grown on the surface of the substrate 300 in order to randomize sheet implants which are to follow. The thin oxide 302 is  
20 typically one hundred fifty Angstroms ( $150\text{\AA}$ ) in thickness. Both of the sheet implants that follow require no masking by a mask but rather are ions that are implanted over the entire wafer.

The first sheet implant is to provide a good ohmic  
25 contact for the Anode region of the vertical JFED diode. The first sheet implant is an Arsenic implant at about  $3 \times 10^{15}$  atoms per  $\text{cm}^2$  with an energy of 25 KeV. The second sheet implant is a Phosphorous implant at about  $2.0 \times 10^{13}$  atoms per  $\text{cm}^2$  implanted with an energy of 85 KeV. The second sheet

implant sets the "threshold" or pinch off voltage of the vertical JFED diode similar to that of a JFET.

Then a layer of polysilicon is applied on top of the thin oxide 302 across the wafer. The polysilicon layer is  
5 then patterned using a mask and areas are etched away to form cylindrical shaped construction pedestals 404 on top of the thin oxide 302.

Referring now to Figure 4C, initial construction pedestals 404 are formed on top of the thin oxide 302 by  
10 completion of a first masking step. The initial construction pedestals 404 are formed of a material other than polysilicon which is used to form the second pedestals. The cylindrical shaped construction pedestals 404 may be approximately 0.1 microns (um) high in one embodiment. The shape of the  
15 pedestals 404 can be any cylindrical shape, including but not limited to, circular, hexagonal, square, rectangular, as well as other solid shapes such as serpentine, etc. For ease of description herein, the cylindrical shape will be presumptively rectangular forming rectangular cylindrical  
20 pedestals or bars formed out of the polysilicon layer.

Referring now to Figure 4D, sidewalls 304', a second pedestal of material, are formed around the initial construction pedestals 404 as described with reference to Figures 2A-2F.

25 Referring now to Figure 4E, the initial construction pedestals 404 and portions of the thin oxide 302 there-under are etched away as illustrated leaving the sidewalls 304' resting on top of oxide cylinders 302'. The region 410 is magnified into Figure 4F as illustrated.

The pattern of sidewalls 304' can be utilized as an etch stop for other etching steps of the oxide layer 302, the substrate 300, other material layers, or a combination thereof during semiconductor processing. Alternatively, the  
5 pattern of sidewalls 304' can be utilized as a diffusion barrier to further diffusion steps of the substrate 300, other material layers, or a combination thereof during semiconductor processing.

Referring now to Figure 4G, the next step in the process  
10 is to etch away exposed portions of the substrate 300 to form the silicon trenches 308' around the sidewalls 304' and the substrate pedestals 309' under the sidewalls 304'. In this case, the pattern of sidewalls 304' was utilized as an etch stop for etching the substrate 300.

15 The process steps illustrated by Figures 4H and 4I are similar to those described previously with reference to Figures 3E and 3F to form the diode configured vertical JFET 320.

Referring now to Figure 4H to illustrate the next step  
20 in the process, a boron implantation 310 is performed at the base of the substrate pedestals 309' which penetrates into the silicon substrate 300. In this case, the pattern of sidewalls 304' is utilized as a diffusion barrier to keep the oxide disks 302' and the substrate pedestals 309' from  
25 receiving dopant ions during diffusion. The boron implant diffuses laterally under the substrate pedestals 309', due to scattering and rapid thermal processing (RTP) for activation, and forms a diffusion ring around a center line of the sidewalls 304' and substrate pedestals 309' referred to as a  
30 gate 312. The diffusion ring of the gate 312 has a hollow



cylindrical shape which encloses a vertical channel portion 318 of the substrate 300. The vertical channel portion of the substrate 300 is cylindrically shaped around the center line of the substrate pedestals 309' and may also be referred to as a cylindrical substrate channel.

Referring now to Figure 4I, the final steps in the process of forming the diode configured vertical JFED 320 are illustrated where the remaining portions of the sidewalls 304' and the disk shaped portions of the thin oxide 302' are removed and a metalization layer 314 added. An oxide etch is used to remove the oxide forming the oxide disks 302' and undercut the sidewalls 304' in order to float or lift off any of their residual polysilicon material prior to metalization. A conductive layer 314, preferably a metal, is then deposited across the wafer making contact to the exposed top surfaces of the substrate 300. A metal layer may optionally be applied to the bottom surface 319 of the substrate 300 or the bottom surface 319 may otherwise make contact to a conductive surface for forming a connection of the diode through which current may flow.

While the pattern of sidewalls 304' has been described as first being utilized as an etch stop and then utilized as a diffusion barrier, the order may be reversed in other semiconductor processes such that the sidewalls 304' are first utilized as a diffusion barrier and then utilized as an etch stop.

Referring now to Figure 5, a cross-section of a series of four diode configured vertical JFEDs 320A-D are illustrated. The metal 314 can connect a plurality of diode

configured vertical JFEDs together to provide a desired current carrying capacity.

Referring now to Figures 6A-6C, top views of exemplary arrays of diode configured vertical JFEDs are illustrated.

5 In Figure 6A, the diode configured vertical JFEDs 320 are formed using circular cylindrical pedestals (sidewalls). In Figure 6B, the diode configured vertical JFEDs 320 are formed using rectangular or square cylindrical pedestals (sidewalls). In Figure 6C, the diode configured vertical  
10 JFEDs 320 are formed using hexagonal cylindrical pedestals (sidewalls). Other cylindrical shapes can be used for the pedestals (sidewalls) 304 and 304' in order to form different shapes of the diode configured vertical JFEDs 320.

The process steps in Figures 3A-3F and 4A-4I are  
15 described as where the diffusion ring of the gate 312 is P+ type diffusion and substrate 300 is an N type of substrate. In this case, Figure 7A illustrates the equivalent circuit of the two dimensional cross section of the diode configured vertical JFED 320. The cross-section is represented by  
20 transistors 701 and 702, each representing one vertical transistor, and are n channel JFET transistors with the first terminal, T1, being the anode and the second terminal, T2, being the cathode. Figure 7B illustrates the diode equivalent of the two dimensional circuit of Figure 7A where  
25 two diodes 701' and 702' are connected in parallel together. Figure 7C illustrates the electrical equivalent, a single diode 720, of the three dimensional diode configured vertical JFED 320.

While the process steps in Figures 3A-3F and 4A-4I are  
30 described as where the diffusion ring of the gate 312 is P+

type diffusion and substrate 300 is an N type of substrate, they may be altered by using different starting materials and different implant or dopant materials. In this case the diffusion types are reversed from n to p and from p to n in the process steps previously described. Figure 8A illustrates the equivalent circuit of the two dimensional cross section of the diode configured vertical JFED 320 illustrated in Figure 3F with reversed type of silicon diffusion and materials. In this case, the diffusion ring of the gate 312 is N+ type diffusion and substrate 300 is a P type of substrate. In Figure 8A, the transistors 801 and 802, each representing one vertical transistor, are p channel JFET transistors and the first terminal, T1, is the cathode and the second terminal, T2, is the anode. Figure 8B illustrates the diode equivalent of the two dimensional circuit of Figure 8A where two diodes 801' and 802' are connected in parallel together. Figure 8C illustrates the electrical equivalent, a single diode 820, of the three dimensional diode configured vertical JFED with altered material types.

Referring now to Figure 9, a plurality of diode active areas 90 are separated by scribe channels 91 between the diode active areas 90 on the wafer. In each diode active area 90 are a plurality of diode configured vertical JFEDs 320. Edge termination of the diode active areas in the scribe channels 91 can be provided through several semiconductor device terminations including a tapered termination or a mesa termination. Additionally, single or multiple normal ring terminations which are well known can be

used; or, voltage permitting, a simple guard ring integral with the device active diffusions can be used.

Referring now to Figure 10, the schematic equivalent of the diode active area 90 having multiple diodes 720, each  
5 representing a diode configured vertical JFED 320, connected in parallel together. Adding the current capability of each of the diode configured vertical JFED devices 320 connected in parallel together results in a large current carrying capability. It is understood that there are several hundred  
10 diode active areas 90 on a wafer, with only four being shown in Figure 9. Each individual diode active area 90 can contain thousands of individual diode configured vertical JFEDs 320.

With respect to the current capability of the diode, the  
15 forward current is a function of the number of diode configured vertical JFEDs 320 which are coupled in parallel together.

With respect to the threshold voltage, by appropriately selecting the dopants, their concentrations, and other  
20 materials and dimensions for fabrication of the diode configured vertical JFED, the channel regions may be made to just conduct at substantially zero forward bias across the anode and cathode. Thus, in true rectifying applications such as in power supplies and the like, the invention results  
25 in reduced power consumption and heating in the rectifying devices, and greater overall efficiency of the resulting circuits.

With respect to the reverse bias breakdown voltage of the diode configured vertical JFED 320, a reverse bias  
30 voltage appears between the gate 312 and the substrate 300

causing the channel 318 to be pinched off and a depletion region to form in the substrate 300. The electric field lines of the reverse bias voltage are substantially planar around the diode configured vertical JFED due to the longitudinal shape of the diffusion for the gate 312 and the very small dimensions of the pedestals. This planar field effect increases the reverse breakdown voltage capability. To increase the reverse bias breakdown voltage further, it is desirable to keep the electric field lines straight and parallel with little crowding at pn junctions and having a minimal amount of curvature near electric field termination points such as at device termination near the scribe lines 91.

Referring now to Figures 11A-13A and Figures 11B-13B, top views and cross-sectional side views of another embodiment for forming sidewalls in the processing of a semiconductor device are illustrated.

Referring now to Figures 11A and 11B, a substrate 301 is covered with a uniform layer 302 of material1 and a uniform layer 303 of material2. A thick layer 200 of material2 is then deposited on top of the uniform layer 303. The thick layer 200 is then patterned using a mask to form pedestals 200'. The mask has repetitive patterns of oval geometric shapes to form the oval construction pedestals 200' illustrated in Figures 11A and 11B.

Referring now to Figure 12A and 12B, sidewalls 210' of material1 are formed around the construction pedestals 200'. Between the repetitive pattern of sidewalls 210' is a space 209'. The top view as illustrated by Figure 12A, shows the

oval cylinders of the sidewalls 210' concentric with the construction pedestals 200'.

Referring now to Figures 13A and 13B, the pedestals 200' of material 2 and exposed portions of the uniform layer 303 are removed by an etching step leaving a repetitive pattern of hollow cylindrical sidewalls 210' having a cross-section of the width of the sidewall. Spaces 214 are formed therein, while spaces 209' remain between adjacent sidewalls 210'. A hollow cylindrical portion 303' of the uniform layer 303 remains intact under the hollow cylindrical sidewalls 210'. The uniform layer 302 may provide an etch stop to keep unexposed portions of the substrate 301 from being etched. However, if the pattern of sidewalls 210' has the desired pitch, further division of the initial pitch is not needed and the process can jump to processing the substrate 301 and the uniform layer 302.

Figures 14-16 are top views of alternate embodiments of geometric shapes having fine geometric dimensions of a repetitive pattern for a semiconductor device. Figure 14 illustrates a hexagonal repetitive pattern used to form fine geometries. Figure 15 illustrates a circular repetitive pattern used to form fine geometries. Figure 16 illustrates a square or rectangular repetitive pattern to form fine geometries. Each of the resultant patterns have concentric cylindrically shaped sidewalls having a cross-sectional thickness of the width and spaced apart by the spacing in order to form the final pitch.

In certain instances in the foregoing description, certain alternate materials and methods were set forth. It is to be noted however, that the identification of specific

contrary, steps and materials other than those set out herein will be known to those skilled in the art. Thus while the invention has been disclosed and described with respect to certain preferred embodiments, it will be understood to those skilled in the art that the invention may be varied without departing from the spirit and scope of thereof.

63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  
 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140  
 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180  
 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220  
 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260  
 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300  
 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340  
 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380  
 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420  
 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460  
 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500  
 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 540  
 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579 580  
 581 582 583 584 585 586 587 588 589 590 591 592 593 594 595 596 597 598 599 600 601 602 603 604 605 606 607 608 609 610 611 612 613 614 615 616 617 618 619 620  
 621 622 623 624 625 626 627 628 629 630 631 632 633 634 635 636 637 638 639 640 641 642 643 644 645 646 647 648 649 650 651 652 653 654 655 656 657 658 659 660  
 661 662 663 664 665 666 667 668 669 670 671 672 673 674 675 676 677 678 679 680 681 682 683 684 685 686 687 688 689 690 691 692 693 694 695 696 697 698 699 700  
 701 702 703 704 705 706 707 708 709 710 711 712 713 714 715 716 717 718 719 720 721 722 723 724 725 726 727 728 729 730 731 732 733 734 735 736 737 738 739 740  
 741 742 743 744 745 746 747 748 749 750 751 752 753 754 755 756 757 758 759 760 761 762 763 764 765 766 767 768 769 770 771 772 773 774 775 776 777 778 779 780  
 781 782 783 784 785 786 787 788 789 790 791 792 793 794 795 796 797 798 799 800 801 802 803 804 805 806 807 808 809 810 811 812 813 814 815 816 817 818 819 820  
 821 822 823 824 825 826 827 828 829 830 831 832 833 834 835 836 837 838 839 840 841 842 843 844 845 846 847 848 849 850 851 852 853 854 855 856 857 858 859 860  
 861 862 863 864 865 866 867 868 869 870 871 872 873 874 875 876 877 878 879 880 881 882 883 884 885 886 887 888 889 890 891 892 893 894 895 896 897 898 899 900  
 901 902 903 904 905 906 907 908 909 910 911 912 913 914 915 916 917 918 919 920 921 922 923 924 925 926 927 928 929 930 931 932 933 934 935 936 937 938 939 940  
 941 942 943 944 945 946 947 948 949 950 951 952 953 954 955 956 957 958 959 960 961 962 963 964 965 966 967 968 969 970 971 972 973 974 975 976 977 978 979 980  
 981 982 983 984 985 986 987 988 989 990 991 992 993 994 995 996 997 998 999 1000 1001 1002 1003 1004 1005 1006 1007 1008 1009 1010 1011 1012 1013 1014 1015 1016 1017 1018 1019 1020  
 1021 1022 1023 1024 1025 1026 1027 1028 1029 1030 1031 1032 1033 1034 1035 1036 1037 1038 1039 1040 1041 1042 1043 1044 1045 1046 1047 1048 1049 1050 1051 1052 1053 1054 1055 1056